




(2 of 6)







Will Will

H Man Ham 6 - Anal med

= 5


12, E

12 4

11 11 11

FIG_4

(4 of 6)




SECTOR PARTITION


F16-5

The state of the s

HARI-0600

(5 of 6)





(6 of 6)







FIG _ 8


H. " Hing, H. H. Wing Space, 1st Space, H. H. H. H. Start and then their their Space.



F1G._ ₹ 9








11 Hour Ann 1,18 Hour 4 H

May, II

FIG._4, 12.






FIG._B: 14.





FIG._74, 15 A



ij.

===




FIG._8/4.17A







FIG._98, 178








firm firm

= 1

FIG._# 19



LOCAL

REFERENCE CELLS

FIG._184. ZIA

ADDRESSED

MEMORY

CELL5

MASTER REFERENCE

CELL5

1 2 2

l igh

= la

la k

ij.

FIG._188, 218




FIG._186, 21C

LOCAL REF. CELLS ARE PREVIOUSLY PROGRAMMED AND VERIFIED IN SAME STATES AS MASTER REF. CELLS

RELATIVE TO THE LOCAL REF. CELLS, READ THE ADDRESSED CELLS


FIG._12B, 20B

LOCAL REF. CELLY ARE PREVIOUSLY PROGRAMMED AND VERIFIED IN SAME STATES AS MASTER REF. CELLS

ij.


- 4

- (2) RELATIVE TO THE LOCAL REFERENCE CELLS READ THE MASTER REF. CELLS
- OETERMINE THE DIFFERENCES, IF ANY
 AND BIAS. THE MASTER REF CELLS'
 CURRENTS SUCH THAT THE SAME
 READING IS OBTAINED RELATIVE TO
 THE BIASED MASTER REF. CELLS
 AS RELATIVE TO THE LOCAL
 REF. CELLS
- (4) RELATIVE TO THE BIASED MASTER REF. CELLS, READ THE ADDRESSED (ELLS)




READ/PROGRAM DATA PATHS FOR n CELLS IN PARALLEL

FIG._图 22.



PROGRAM ALGORITHM



Hay H

18

<u>"</u>]

- L

= 1

12 h

FIG._稿. 24




FIG._厚. 25

	SELECTED CONTROL GATE V _{CC}	DRAIN V _D	SOURCE V _s	ERASE GATE V _{EG}
READ	$V_{ t PG}$	$V_{ m REF}$	V_{ss}	V_{E}
PROGRAM	V_{PG}	V_{PD}	V_{ss}	V _E
PROGRAM VERIFY	V _{PG}	V _{REF}	V_{ss}	V _E
ERASE	V _{PG}	V _{REF}	V _{ss}	V _E
ERASE VERIFY	V_{PG}	, V _{REF}	V _{ss}	V _E

TABILLE F16.26

(typical values)	READ	PROGRAM	PROGRAM VERIFY	ERASE	ERASE VERIFY
V _{PG} .	v_{cc}	12v	V _{cc} +δV	V _{cc}	V _{cc} -δV
v_{cc}	5 v	5 v	5v	5 v	5 v
V_{PD}	V _{ss}	8v	8v	V _{ss}	V_{ss}
V _E	V _{ss}	V _{ss}	V _{ss}	20V	V _{ss}
unselected control gate	V _{ss}	V _{ss}	V _{ss}	V _{ss}	V _{ss}
unselected bit line	V _{REF}	V _{REF}	V _{REF}	V _{REF}	V _{REF}

 $V_{SS}=0V$, $V_{REF}=1.5V$, $\delta V=0.5V-1V$